

Types of digital circuits

① Combinational Circuits

② Sequential Circuits

Combinational Circuits:

- The ~~o/p~~ of the combinational circuits depend ^{only} on the present inputs
- The feedback path is not present in the combinational circuit
- In combinational circuits, memory elements are not required
- The clock signal is not required for combinational circuits
- The combinational circuits is simple to design
- Combinational circuit are
 - Half and full adder
 - Half and full subtractor
 - Binary Adder Subtractor
 - Decimal to BCD converter

Sequential Circuit


- The o/p of the sequential circuits depend on both present i/p and present state (previous o/p)
- The f/b path is present in the sequential circuits
- In the sequential circuit, memory elements play an important role and require.
- The clock signal is required for sequential circuit
- It is not simple to design a sequential circuit

Sequential circuits are

- flip/flops
- Registers
- Counters
- Latches etc

→ Special types of circuits that has a series of inputs and o/p.

→ A sequential circuit doesn't need to always contain a combinational circuit. So the sequential circuit can contain only the memory element



Types of Sequential Circuits


Asynchronous sequential circuits: clock signals are not used by these circuits, operated through pulses. to change state of circuits, The internal state is changed when the i/p variable is changed. The unclocked f/f or time delayed memory elements are A.S. circuits → similar to combinational circuit with f/b.

Sequential circuits are

- flip/flops
- Registers
- Counters
- Latches etc

→ Special types of circuits that has a series of inputs and o/p.

→ A sequential circuit doesn't need to always contain a combinational circuit. So the sequential circuit can contain only the memory element





Types of Sequential Circuits

Asynchronous sequential circuits: clock signals are not used by these circuits, operated through pulses. to change state of circuits; The internal state is changed when the i/p variable is changed. The unclocked f/f or time delayed memory elements are A.S. circuits → similar to combinational circuit with f/b.

edge triggering

ve edge triggering

-ve edge triggering



Basics of flip flops :

→ A circuit that has two stable states is treated as a f/f. These stable states are used to store binary data that ~~the~~ can be changed by applying varying inputs. The flip flop are the fundamental building blocks of digital system. f/f and latches are examples of data storage elements.

Types of f/f

- ① SR flip flop
- ② J-K flip flop
- ③ D flip flop
- ④ T flip flop

S-R f/f


The S-R f/f is most common f/f used in the digital system. The SR f/f when set input is high.

② Synchronous sequential circuits :

In synchronous sequential circuits, sequential memory element's state is done by the clock/digital signal. The o/p is stored in either flip-flops or latches (m/z devices). The synchronization of o/p is done with either only negative edges of the clock signal or only positive edges.

Clock signal and Triggering :

Clock signal : periodic signal in which ON time and OFF time need not be the same. When ON time and OFF time of the clock signal or square wave is used to represent the clock signal.




Types of Triggering :

Level Triggering



+ve level triggering

-ve level triggering



24/f : The RS f/f is used to temporarily hold or store information until it is needed.

Single R.S flip flop will store one binary digit either a '1' or '0', storing 4 digit binary number would require four R-S f/f




Characteristic Table

S	R	Q	Q-bar	O/P.
0	0	*	*	latched
0	1	0	1	reset
1	0	1	0	set
1	1	X	X	Jammed.


0/1 1/0

* Previous state

Timing diagram



SR f/f : A flip flop, on other hand, is a synchronous circuit and also known as gated or clocked SR latch



O/p changed only when an active clock signal will be given

Truth table

S	R	Q	$\bar{Q}$
0	0	0	1
0	1	0	1
1	0	1	0
1	1	X	X

Characteristic table

Present i/p		Present state	Next state
S	R	Q _t	Q _{t+1}
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	X

Characteristic table


Present i/p		Present state	Next state
S	R	Q _t	Q _{t+1}
0	0	0	0
0	1	0	0
0	0	1	1
0	1	1	1
1	0	0	1
1	1	0	X

S	R	Q	$\bar{Q}$
0	0	0	1
0	1	0	1
1	0	1	0
1	1	X	X

Characteristic table

Serial
is
e

	R	Q_t	Q_{t+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	1




$$Q(t+1) = S + R'Q$$

X - undefined states

J K flip flop

J K flip flop is modified version of SR f/f
It operates with only one clock or -ve clock

The circuit diagram



* used to remove undefined states

Truth table of J-K f/f

J	K	Q_{t+1}
0	0	Q_t
0	1	0
1	0	1
1	1	$\overline{Q_t}$

* Q_t & Q_{t+1} are
and next state

* Can be used for digital
four fun. Hold as
Reset at
Set
Complement
of Present
state

Characteristic table :

J	K	Q_t	Q_{t+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

J	KQ			
	00	01	11	10
0		1		
1	1	1		1


$\overline{KQ}$ $J\overline{Q}$

$$Q_{t+1} = \overline{K}Q + J\overline{Q}$$

Name of letter

circuits, A digital

D f/f widely, the D f/f is mostly used in shift registers, counters and input synchronization




CK	D	Q	Q'
0	0	0	1
1	0	0	1
0	1	1	0
1	1	1	0

T f/f

Toggle f/f Just like JK f/f T f/f is used there are only single i/p with clock. The T f/f is constructed by connecting both of the i/p JK f/f together as a single input. The T f/f is Toggle f/f

Truth table

T	Y	Y(t+1)
0	0	0
1	0	1
0	1	1
1	1	0



0980 Friday

1182

1330 → 12 Jan
 1310 → 20 Jan
 1328 → 12 Jan
 1295 → 6 Jan
 1314 → 20 Jan

Counters : It is sequential circuit. A digital circuit which is used for counting pulses is known as counter. Counter is widest application of flipflops. It is group of flipflops with a clock signal applied. Counters are of two types

- Asynchronous or ripple counters
- Synchronous counters

① Asynchronous counters : - [] -

These counter do not use universal clock, only first flip flop is driven by main clock and the clock input of rest of the following flip flop is driven by O/P of previous flip flops.




- Asynchronous Binary up counters
- " Binary down counters

• An 'N' bit binary counter of 'N' flipflop. If the counter counts from 0 to $2^N - 1$, then it is called binary up counter.

→ Similarly, if the counter counts down from $2^N - 1$ to 0, then it is called as binary down counter.

Asynchronous Binary up counter :

An 'N' bit asynchronous binary up counter consists of 'N' flipflop. It counts from 0 to $2^N - 1$. The block diagram of 3 bit Async. binary up counter is shown.




- The 3 bit ~~asynchronous~~ binary up counter contains three T flip flops and the T i/p of all the flip flops are connected to '1'. All these f/f are negative edge triggered but the o/p change asynchronously. The clock signal is directly applied to the first T f/f. So the output of first T f/f toggles for every negative edge of clock signal.
- Assume the initial states of T f/f from rightmost to leftmost is $Q_2 Q_1 Q_0 = 000$. Here Q_2 & Q_0 are MSB & LSB respectively. We can understand working of 3 bit asynch binary counter.

No. of Neg. edge of clock	Q_0	Q_1	Q_2	clk
0	0	0	0	
1	1	0	0	
2	0	1	0	
3	1	1	0	
4	0	0	1	
5	1	0	1	
6	0	1	1	
7	1	1	1	

Asynchronous Binary Down Counter

It counts from $2^N - 1$ to 0. The block diagram shown is below




- Same as the Binary up counter. But the only difference is the instead of connecting the normal o/p of one stage flip flop as clock signal to next stage flip flop, connect the complement o/p of one stage flip flop as clock signal for next stage flip flop.
- Complement o/p goes from 1 to 0 is same as the normal o/p goes from 0 to 1
- Initial status in $Q_2 Q_1 Q_0 = 000$

-ve clk	Q_0	Q_1	Q_2	Q_2	Q_1	Q_0
0	0	0	0	0	0	0
1	1	1	1	0	1	1
2	0	1	1	1	0	1
3	1	0	1	1	0	0
4	0	0	1	0	1	0
5	1	1	0	0	1	1
6	0	1	0	0	0	1
7	1	0	0	0	0	0

Decade Counter : A decade counter counts through different states and then reset to its initial states. A simple decade counter will count 0 to 9 but we can also make decade counters which can go through any ten states b/w 0 to 15 for four bit counter)

Clock pulse	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	0	0	0	0

If we see Q_3 & Q_1 are 1 in 1010 we give NAND of those two bits to clear input then counter will be clear at 10 and again start from beginning.



We see from circuit diagram that we have used NAND for Q_2 and Q_1 and feeding this to clear input line because binary representation of 10 is 1010

LSB bit applied first.

Asynchronous MOD Counter : A. Counter can have possible counting states eg. mod-16 for a 4-bit counter, (0-15) making it ideal for use in frequency Division application. But it is also possible to use the Basic asynchronous counter configuration to construct special counter with counting states less than their maximum o/p number. For example modulo or MOD counters.

→ This is achieved by forcing the counter to reset itself to zero at a pre-determined value producing a type of asynchronous value counter that has truncated sequences. Then an n -bit counter that counts up to its maximum modulus (2^n) is called a full sequence counter and n bit counter whose modulus is less than the maximum possible is called truncated counter.

• 1055 4-16 medical

1093 Swap. 4/1/23

1094

The number of flip flop used in a ripple counter is depends upon + no. of states of counter (ex mod 4, mod 2) The no. of o/p states of counter is called Modulus or MOD of counter. The maximum number of states that a counter can have is 2^n where n represents the no. of flip flops used in counter.

→ Can be easily designed by Tff/f or Dff/f

→ low speed counters

→ They are used to divide by n counters, which divide the input by n , where n is an integer

Disadvantages

Require resynchronization

need extra circuitry

For high clock frequencies counting error may occur due to propagation delay

Application

frequency divider


low power application

low noise emission

designing asynchronous decade counter


Also used in Ring Counter & Johnson counter

MOD-6 A.S. Counter using TFFs



After Pulse	Q_3	Q_2	Q_1
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0

└── NAND




Q_1	Q_0
0	0
1	0
2	1
3	1

y_{mod}

3 2 9 10 6 7 8 9

input condition required for $x=1$



D
 $\begin{pmatrix} A & B & C \\ 0 & 1 & 1 \end{pmatrix}$

A	B	C
1	1	1

- Q Determine the O/P frequency for a frequency division circuit that contains 12 f/f with input clock freq

20.48 MHz

$$\frac{20.48 \times 10^6}{2^{12}} = \frac{20.48 \times 10^6}{4096} = 5000 \text{ Hz}$$

Passed on Flip flops & Register.
 who can have 1-bit


Q is J-K f/f mode to toggle

Q 0010 is serially entered (right most bit first) into a 4 bit SISO that is initially clear O/P at Two clock pulse


C	Q ₃	Q ₂	Q ₁	Q ₀
0	0	0	1	0
1	0	0	0	1
2	1	0	0	0

420
 942
 995
 1000

Q Assume that 4 bit serial in / serial out shift register is initially clear. we wish to store the nibble 1100. What will be the 4 bit pattern after second clock pulse



Q Serial in / Parallel out [1111] Q₃ Q₂ Q₁ Q₀




Q How many f/f required to make 32 MOD Counter.
 5

4PA
 27016
 5
 27021
 57025
 57029
 57033
 57037
 57041
 57045
 57049
 57053
 57057
 57061
 57065
 57069
 57073
 57077
 57081
 57085
 57089
 57093
 57097
 57101
 57105
 57109
 57113
 57117
 57121
 57125
 57129
 57133
 57137
 57141
 57145
 57149
 57153
 57157
 57161
 57165
 57169
 57173
 57177
 57181
 57185
 57189
 57193
 57197
 57201
 57205
 57209
 57213
 57217
 57221
 57225
 57229
 57233
 57237
 57241
 57245
 57249
 57253
 57257
 57261
 57265
 57269
 57273
 57277
 57281
 57285
 57289
 57293
 57297
 57301
 57305
 57309
 57313
 57317
 57321
 57325
 57329
 57333
 57337
 57341
 57345
 57349
 57353
 57357
 57361
 57365
 57369
 57373
 57377
 57381
 57385
 57389
 57393
 57397
 57401
 57405
 57409
 57413
 57417
 57421
 57425
 57429
 57433
 57437
 57441
 57445
 57449
 57453
 57457
 57461
 57465
 57469
 57473
 57477
 57481
 57485
 57489
 57493
 57497
 57501
 57505
 57509
 57513
 57517
 57521
 57525
 57529
 57533
 57537
 57541
 57545
 57549
 57553
 57557
 57561
 57565
 57569
 57573
 57577
 57581
 57585
 57589
 57593
 57597
 57601
 57605
 57609
 57613
 57617
 57621
 57625
 57629
 57633
 57637
 57641
 57645
 57649
 57653
 57657
 57661
 57665
 57669
 57673
 57677
 57681
 57685
 57689
 57693
 57697
 57701
 57705
 57709
 57713
 57717
 57721
 57725
 57729
 57733
 57737
 57741
 57745
 57749
 57753
 57757
 57761
 57765
 57769
 57773
 57777
 57781
 57785
 57789
 57793
 57797
 57801
 57805
 57809
 57813
 57817
 57821
 57825
 57829
 57833
 57837
 57841
 57845
 57849
 57853
 57857
 57861
 57865
 57869
 57873
 57877
 57881
 57885
 57889
 57893
 57897
 57901
 57905
 57909
 57913
 57917
 57921
 57925
 57929
 57933
 57937
 57941
 57945
 57949
 57953
 57957
 57961
 57965
 57969
 57973
 57977
 57981
 57985
 57989
 57993
 57997
 58001
 58005
 58009
 58013
 58017
 58021
 58025
 58029
 58033
 58037
 58041
 58045
 58049
 58053
 58057
 58061
 58065
 58069
 58073
 58077
 58081
 58085
 58089
 58093
 58097
 58101
 58105
 58109
 58113
 58117
 58121
 58125
 58129
 58133
 58137
 58141
 58145
 58149
 58153
 58157
 58161
 58165
 58169
 58173
 58177
 58181
 58185
 58189
 58193
 58197
 58201
 58205
 58209
 58213
 58217
 58221
 58225
 58229
 58233
 58237
 58241
 58245
 58249
 58253
 58257
 58261
 58265
 58269
 58273
 58277
 58281
 58285
 58289
 58293
 58297
 58301
 58305
 58309
 58313
 58317
 58321
 58325
 58329
 58333
 58337
 58341
 58345
 58349
 58353
 58357
 58361
 58365
 58369
 58373
 58377
 58381
 58385
 58389
 58393
 58397
 58401
 58405
 58409
 58413
 58417
 58421
 58425
 58429
 58433
 58437
 58441
 58445
 58449
 58453
 58457
 58461
 58465
 58469
 58473
 58477
 58481
 58485
 58489
 58493
 58497
 58501
 58505
 58509
 58513
 58517
 58521
 58525
 58529
 58533
 58537
 58541
 58545
 58549
 58553
 58557
 58561
 58565
 58569
 58573
 58577
 58581
 58585
 58589
 58593
 58597
 58601
 58605
 58609
 58613
 58617
 58621
 58625
 58629
 58633
 58637
 58641
 58645
 58649
 58653
 58657
 58661
 58665
 58669
 58673
 58677
 58681
 58685
 58689
 58693
 58697
 58701
 58705
 58709
 58713
 58717
 58721
 58725
 58729
 58733
 58737
 58741
 58745
 58749
 58753
 58757
 58761
 58765
 58769
 58773
 58777
 58781
 58785
 58789
 58793
 58797
 58801
 58805
 58809
 58813
 58817
 58821
 58825
 58829
 58833
 58837
 58841
 58845
 58849
 58853
 58857
 58861
 58865
 58869
 58873
 58877
 58881
 58885
 58889
 58893
 58897
 58901
 58905
 58909
 58913
 58917
 58921
 58925
 58929
 58933
 58937
 58941
 58945
 58949
 58953
 58957
 58961
 58965
 58969
 58973
 58977
 58981
 58985
 58989
 58993
 58997
 59001
 59005
 59009
 59013
 59017
 59021
 59025
 59029
 59033
 59037
 59041
 59045
 59049
 59053
 59057
 59061
 59065
 59069
 59073
 59077
 59081
 59085
 59089
 59093
 59097
 59101
 59105
 59109
 59113
 59117
 59121
 59125
 59129
 59133
 59137
 59141
 59145
 59149
 59153
 59157
 59161
 59165
 59169
 59173
 59177
 59181
 59185
 59189
 59193
 59197
 59201
 59205
 59209
 59213
 59217
 59221
 59225
 59229
 59233
 59237
 59241
 59245
 59249
 59253
 59257
 59261
 59265
 59269
 59273
 59277
 59281
 59285
 59289
 59293
 59297
 59301
 59305
 59309
 59313
 59317
 59321
 59325
 59329
 59333
 59337
 59341
 59345
 59349
 59353
 59357
 59361
 59365
 59369
 59373
 59377
 59381
 59385
 59389
 59393
 59397
 59401
 59405
 59409
 59413
 59417
 59421
 59425
 59429
 59433
 59437
 59441
 59445
 59449
 59453
 59457
 59461
 59465
 59469
 59473
 59477
 59481
 59485
 59489
 59493
 59497
 59501
 59505
 59509
 59513
 59517
 59521
 59525
 59529
 59533
 59537
 59541
 59545
 59549
 59553
 59557
 59561
 59565
 59569
 59573
 59577
 59581
 59585
 59589
 59593
 59597
 59601
 59605
 59609
 59613
 59617
 59621
 59625
 59629
 59633
 59637
 59641
 59645
 59649
 59653
 59657
 59661
 59665
 59669
 59673
 59677
 59681
 59685
 59689
 59693
 59697
 59701
 59705
 59709
 59713
 59717
 59721
 59725
 59729
 59733
 59737
 59741
 59745
 59749
 59753
 59757
 59761
 59765
 59769
 59773
 59777
 59781
 59785
 59789
 59793
 59797
 59801
 59805
 59809
 59813
 59817
 59821
 59825
 59829
 59833
 59837
 59841
 59845
 59849
 59853
 59857
 59861
 59865
 59869
 59873
 59877
 59881
 59885
 59889
 59893
 59897
 59901
 59905
 59909
 59913
 59917
 59921
 59925
 59929
 59933
 59937
 59941
 59945
 59949
 59953
 59957
 59961
 59965
 59969
 59973
 59977
 59981
 59985
 59989
 59993
 59997
 60001
 60005
 60009
 60013
 60017
 60021
 60025
 60029
 60033
 60037
 60041
 60045
 60049
 60053
 60057
 60061
 60065
 60069
 60073
 60077
 60081
 60085
 60089
 60093
 60097
 60101
 60105
 60109
 60113
 60117
 60121
 60125
 60129
 60133
 60137
 60141
 60145
 60149
 60153
 60157
 60161
 60165
 60169
 60173
 60177
 60181
 60185
 60189
 60193
 60197
 60201
 60205
 60209
 60213
 60217
 60221
 60225
 60229
 60233
 60237
 60241
 60245
 60249
 60253
 60257
 60261
 60265
 60269
 60273
 60277
 60281
 60285
 60289
 60293
 60297
 60301
 60305
 60309
 60313
 60317
 60321
 60325
 60329
 60333
 60337
 60341
 60345
 60349
 60353
 60357
 60361
 60365
 60369
 60373
 60377
 60381
 60385
 60389
 60393
 60397
 60401
 60405
 60409
 60413
 60417
 60421
 60425
 60429
 60433
 60437
 60441
 60445
 60449
 60453
 60457
 60461
 60465
 60469
 60473
 60477
 60481
 60485
 60489
 60493
 60497
 60501
 60505
 60509
 60513
 60517
 60521
 60525
 60529
 60533
 60537
 60541
 60545
 60549
 60553
 60557
 60561
 60565
 60569
 60573
 60577
 60581
 60585
 60589
 60593
 60597
 60601
 60605
 60609
 60613
 60617
 60621
 60625
 60629
 60633
 60637
 60641
 60645
 60649
 60653
 60657
 60661
 60665
 60669
 60673
 60677
 60681
 60685
 60689
 60693
 60697
 60701
 60705
 60709
 60713
 60717
 60721
 60725
 60729
 60733
 60737
 60741
 60745
 60749
 60753
 60757
 60761
 60765
 60769
 60773
 60777
 60781
 60785
 60789
 60793
 60797
 60801
 60805
 60809
 60813
 60817
 60821
 60825
 60829
 60833
 60837
 60841
 60845
 60849
 60853
 60857
 60861
 60865
 60869
 60873
 60877
 60881
 60885
 60889
 60893
 60897
 60901
 60905
 60909
 60913
 60917
 60921
 60925
 60929
 60933
 60937
 60941
 60945
 60949
 60953
 60957
 60961
 60965
 60969
 60973
 60977
 60981
 60985
 60989
 60993
 60997
 61001
 61005
 61009
 61013
 61017
 61021
 61025
 61029
 61033
 61037
 61041
 61045
 61049
 61053
 61057
 61061
 61065
 61069
 61073
 61077
 61081
 61085
 61089
 61093
 61097
 61101
 61105
 61109
 61113
 61117
 61121
 61125
 61129
 61133
 61137
 61141
 61145
 61149
 61153
 61157
 61161
 61165
 61169
 61173
 61177
 61181
 61185
 61189
 61193
 61197
 61201
 61205
 61209
 61213
 61217
 61221
 61225
 61229
 61233
 61237
 61241
 61245
 61249
 61253
 61257
 61261
 61265
 61269
 61273
 61277
 61281
 61285
 61289
 61293
 61297
 61301
 61305
 61309
 61313
 61317
 61321
 61325
 61329
 61333
 61337
 61341
 61345
 61349
 61353
 61357
 61361
 61365
 61369
 61373
 61377
 61381
 61385
 61389
 61393
 61397
 61401
 61405
 61409
 61413
 61417
 61421
 61425
 61429
 61433
 61437
 61441
 61445
 61449
 61453
 61457
 61461
 61465
 61469
 61473
 61477
 61481
 61485
 61489
 61493
 61497
 61501
 61505
 61509
 61513
 61517
 61521
 61525
 61529
 61533
 61537
 61541
 61545

counter : A ring counter is a typical variation of Shift register. The ring counter is almost the same as the Shift counter. The only change is that O/P of last flip flop is connected to the I/P of the first flip flop in the case of the ring counter but in the case of shift register it is taken as output. Except for this, all the other things are the same.

No. of States in Ring Counter = No. of flip flop used

So for designing a 4-bit Ring Counter we need 4 f/f



In this diagram, we can see that the clock pulse (CLK) is applied to all the flip flop simultaneously. Therefore, it is synchronous counter. Also, here we use override input (ORI) for each flip flop. Preset (PR) and clear (CLR) are used as ORI. When PR is 0, then the O/P is 1. And when CLK is 0, then O/P is 0. Both PR and CLK are active low signal that always works in value 0.

$$PR = 0, Q = 1$$

$$CLK = 0, Q = 0$$

These two values are always fixed. They are independent of the value of input D and the clock pulse (CLK). Here, ORI is connected to Preset (PR) in FF-0, and it is connected to clear (CLR) in FF-1, FF-2 and FF-3. Thus, O/P $Q=1$ is generated at FF-0, and rest of the FFs generates O/P $Q=0$. This O/P $Q=1$ at FF-0 is known as Preset 1, which is used to form the ring in Ring Counter.

O RI	CLK	Q_0	Q_1	Q_2	Q_3
0	x	1	0	0	0
1	0	0	1	0	0
1	0	0	0	1	0
1	0	0	0	0	1
1	0	0	0	0	0


This Presented 1 is generated by making ORI Low and that time CLK becomes don't care. After that ORI is made high and apply low clock pulse signal as the clock (CLK) is negative edge triggered. After that each clock pulse, the presented 1, is shifted to the next flip flop and thus forms a Ring. From the above table, we can say that there are 4 states in a 4-Ring Counter.

Registers : FF is a 1 bit memory cell which can be used for storing the digital data. To increase the storage capacity in terms of number of bits we have to use a group of flip flop. Such a group of flip flop is known as Register. The n bit Register will consist of n number of flip flop and it is capable of storing an n -bit word.

The binary data in a Register can be moved within the register from one flip flop to another. The registers that allow such data transfer are called as Shift Register. There are four mode of operation of a Shift Register.

- Serial input Serial output
- Serial input Parallel output
- Parallel input Serial output
- Parallel input Parallel output

SIPO :



Let all flip flop be initially in the reset condition

$$Q_3 = Q_2 = Q_1 = Q_0 = 0$$

Let suppose a four bit binary number 1111 is made into Register, this number should be applied to Din bit with LSB bit applied first.


D_3 is connected to Serial Data Din. O/P of
is Q_3 connected to next f/f D_2 .

Initial $Q_3 Q_2 Q_1 Q_0 = 0000$

Truth Table :

clk	Din	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0	0
1	1	1	0	0	0
1	1	1	1	0	0
1	1	1	1	1	0
1	1	1	1	1	1

Direction of data



$$\begin{aligned}
 J_{ISO} &\rightarrow 2N-1 \rightarrow 2(8)-1 = 7 \checkmark \\
 S_{IPO} &\rightarrow N \rightarrow 4 \\
 P_{ISO} &\rightarrow N-1 \rightarrow 7 \\
 P_{IPO} &\rightarrow 1
 \end{aligned}$$


1303

SISO: Data is entered serially and taken out in parallel fashion. Data is loaded bit by bit, The O/P is disabled as long as the data is loading.

→ As soon as the data loading gets completed, all flip flops contain their required data, the O/P are enabled so that all the loaded data is made available over all the O/P line at the same time.

→ 4 clock cycles are required to load of four bit word. Hence the speed of operation of SISO mode is same as that of SIPO mode.


Block Diagram



Truth table

clk	Q_3	Q_2	Q_1	Q_0	
0	0	0	0	0	0
1	1	0	0	0	1
2	0	1	0	0	
3	0	0	1	0	
4	0	0	0	1	
5	0	0	0	0	

Timing Diagram :



3) Parallel input serial op (PISO)

- Data bits are entered in parallel fashion
- 4-bit PISO
- O/P of previous flipflop is connected to the input of the next one via a combinational circuit
- The binary input word B₀ B₁ B₂ B₃ is applied through a same combinational circuit.
- There are two modes in which this circuit can work namely - shift mode or load mode.
- Load mode : When the shift/load bar is low (0) and the AND gate 2, 4 and 6 become active they will pass B₁, B₂, B₃ bits to the corresponding flip flop. On the ~~low~~^{high} going edge of clock, the binary input B₀, B₁, B₂, B₃ will get loaded into the corresponding H/f. Thus parallel loading takes place.